To: Jersey Electricity The Powerhouse Planning Department PO Box 45, Queens Road St. Helier, Jersey, JE4 8NY

or to email: ese@jec.co.uk





ecc

G83-2 PARALLEL GENERATOR

TYPE VERIFICATION TEST FORM

The Powerhouse, PO Box 45, Queens Road, St. Helier, Jersey, JE4 8NY

Type Approval and manufacturer/supplier declaration of compliance	with the requirements of Engineering Recommendation G83/2.
SSEG Type reference number	System supplier address
SSEG Type	
System supplier name	
Tel No.	
Email	
Fax	
Website	Post code

Maximum rated capacity, use separate sheet if more than one connection option.	Connection Option				
	kW single phase, single, split or three phase system				
	kW three phase				
	kW two phases in three phase system				
	kW two phases split phase system				

SSEG manufacturer/supplier declaration

I certify on behalf of the company named above as a manufacturer/supplier of Small Scale Embedded Generators, that all products manufactured/supplied by the company with the above SSEG Type reference number will be manufactured and tested to ensure that they perform as stated in this Type Verification Test Report, prior to shipment to site and that no site modifications are required to ensure that the product meets all the requirements of G83/2.

Signed

On behalf of

Note that testing can be done by the manufacturer of an individual component, by an external test house, or by the supplier of the complete system, or any combination of them as appropriate.

Where parts of the testing are carried out by persons or organisations other than the supplier then the supplier shall keep copies of all test records and results supplied to them to verify that the testing has been carried out by people with sufficient technical competency to carry out the tests.

Power Quality. H	larmonics. The requ	virement is specifi	ied in section 5.4.1, t	est procedure in	Annex A or B 1.4.1			
SSEG rating per phase (rpp)			kW		NV=MV*3.68/rpp			
Harmonic	At 45-55% of rate	d output	100% of rated ou	tput				
	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Measured Value (MV) in Amps	Normalised Value (NV) in Amps	Limit in BS EN 61000-3-2 in Amps	Higher limit for odd harmonics 21 and above		
2					1.080			
3					2.300			
4					0.430			
5					1.140			
6					0.300			
7					0.770			
8					0.230			
9					0.400			
10					0.184			
11					0.330			
12					0.153			
13					0.210			
14					0.131			
15					0.150			

		0.115	
16		0.115	
7		0.132	
8		0.102	
9		0.118	
0		0.092	
1		0.107	0.160
2		0.084	
3		0.098	0.147
4		0.077	
5		0.090	0.135
6		0.071	
7		0.083	0.124
8		0.066	
9		0.078	0.117
0		0.061	
31		0.073	0.109
2		0.058	
3		0.068	0.102
34		0.054	
35		0.064	0.096
6		0.051	
7		0.061	0.091
8		0.048	
9		0.058	0.087
.0		0.046	
lease state the exemption u	sed as detailed in part 6.2.3.4 of BS EN	61000-3-2 in the box below.	

	Starting			Stopping			Running	
	d _{max}	d _c	d	dmax	d _c	d ^(t)	Pst	Pt 2 hours
Measured Values								
Normalised to standard impedance and 3.68kW for multiple units								
Limits set under BS EN 61000-3-2	4%	3.3%	3.3% ^{500ms}	4%	3.3%	3.3% ^{500ms}	1.0	0.65
Test start date		·		Test end do	ate	·	·	
Test location								

Power Quality. Power	Power Quality. Power factor. The requirement is specified in section 5.6, test procedure in Annex A or B 1.4.2							
	216.2V	230V	253V	Measured at three voltage levels and at full output.				
Measured value				Voltage to be maintained within $\pm1.5\%$ of the stated level during the test.				
Limit	>0.95	>0.95	>0.95					

Protection. Freque	ency tests. The requir	rement is specified i	n section 5.3.1, te	st procedure in Ar	nnex A or B 1.3.3	
Function	Setting		Trip test		"No-trip tests"	
	Frequency	Time delay	Frequency	Time delay	Frequency/time	Confirm no trip
U/F stage 1	47.5Hz	20s			47.7Hz	
					25s	
U/F stage 2	47Hz	0.5s			47.2Hz	
					19.98s	
					46.8Hz	
					0.48s	
O/F stage 1	51.5Hz	90s			51.3Hz	
					95s	
O/F stage 2	52Hz	0.5s			51.8Hz	
					89.98s	
					52.2 Hz	
					0.48s	

Protection. Voltag	je tests. The require	ment is specified in s	ection 5.3.1, test	t procedure in Anne	x A or B 1.3.2	
Function	Setting		Trip test		"No-trip tests"	
	Voltage	Time delay	Voltage	Time delay	Voltage/time	Confirm no trip
U/V stage 1	200.1V	2.5s			204.1V	
					3.5s	
U/V stage 2	184V	0.5s			188V	
					2.48s	
					180V	
					0.48s	
O/V stage 1	262.2V	1.0s			258.2V	
					2.0s	
O/V stage 2	273.7V	0.5s			269.7	
					0.98s	
					277.7V	
					0.48s	

Note for Voltage tests the Voltage required to trip is the setting ± 3.45 V. The time delay can be measured at a larger deviation than the minimum required to operate the protection. The No trip tests need to be carried out at the setting ± 4 V and for the relevant times as shown in the table above to ensure that the protection will not trip in error.

To be carried out at thre	ee output power lev	vels with a toleranc	e of plus or minus	5% in Test Power I	evels.	
Test Power	10%	55%	100%	10%	55%	100%
Balancing load on islanded network	95% of SSEG output	95% of SSEG output	95% of SSEG output	105% of SSEG output	105% of SSEG output	105% of SSEG output
Trip time. Limit is 0.5 seconds					89.98s	
For Multi phase SSEG s phases.	confirm that the de	evice shuts down co	rrectly after the rer	noval of a single fu	use as well as ope	ration of all
Test Power	10%	55%	100%	10%	55%	100%
Balancing load on islanded network	95% of SSEG output	95% of SSEG output	95% of SSEG output	105% of SSEG output	105% of SSEG output	105% of SSEG output
Trip time. Ph1 fuse removed					89.98s	
Test Power	10%	55%	100%	10%	55%	100%
Balancing load on islanded network	95% of SSEG output	95% of SSEG output	95% of SSEG output	105% of SSEG output	105% of SSEG output	105% of SSEC output
Trip time. Ph2 fuse removed					89.98s	
Test Power	10%	55%	100%	10%	55%	100%
Balancing load on islanded network	95% of SSEG output	95% of SSEG output	95% of SSEG output	105% of SSEG output	105% of SSEG output	105% of SSEC output
Trip time. Ph3 fuse removed					89.98s	
Note for technologies v occurred in less than 0.						that the trip
Indicate additional shut	down time include	d in above results				r
Note as an alternative, table.	inverters can be tes	sted to BS EN 6211	6. The following s	ub set of tests shou	IId be recorded in	the following
Test Power and	33%	66%	100%	33%	66%	100%
imbalance	-5% Q	-5% Q	-5% P	+5% Q	+5% Q	+5% P
	Test 22	Test 12	Test 5	Test 31	Test 21	Test 10
Trip time. Limit is 0.5s						

	Start Frequency	Change	End Frequency	Confirm no trip
Positive Vector Shift	49.5Hz	+9 degrees		
Negative Vector Shift	50.5Hz	–9 degrees		
Positive Frequency drift	49.5Hz	+0.19Hz/sec	51.5Hz	
Negative Frequency drift	50.5Hz	+0.19Hz/sec	47.5Hz	

Fault level contribution. The requirement is specified in section 5.7, test procedure in Annex A or B 1.4.6							
For a directly coupled SSEG F			For an inverter S	SEG			
Parameter	Symbol	Value	Time after fault	Volts	Amps		
Peak Short Circuit current	i _P		20ms				
Initial Value of aperiodic current	A		100ms				
Initial symmetrical short-circuit current*	i _k		250ms				
Decaying (aperiodic) component of short circuit current*	i _{pc}		500ms				
Reactance/Resistance Ratio of source*	X/R		Time to trip		In seconds		

Self Monitoring solid state switching. The requirement is specified in section 5.3.1, No specified test requirements.	Yes/NA
It has been verified that in the event of the solid state switching device failing to disconnect the SSEG, the voltage on the output side of the switching device is reduced to a value below 50 volts within 0.5 seconds.	

Additional comments